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École Normale Supérieure de Lyon
46 Allée d’Italie, 69364 Lyon Cedex 07, France
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Abstract
This paper presents a new scheme for the hardware evaluation of elementary
functions, based on a piecewise second order minimax approximation. The
novelty is that this evaluation requires only one small rectangular multiplica-
tion. Therefore the resulting architecture combines a small table size, thanks
to second-order evaluation, with a short critical path: Consisting of one table
lookup, the rectangular multiplication, and one addition, the critical path is
shorter than that of a plain first-order evaluation. Synthesis results for sev-
eral functions show that this method outperforms all the previously published
methods in both area and speed for precisions ranging from 12 to 24 bits.
Keywords: computer arithmetic, harware elementary functions evaluation
Résumé
Cet article présente une nouvelle technique pour l’évaluation en matériel de
fonctions élémentaires à partir d’une approximation minimax au second ordre.
Son originalité est de ne faire intervenir qu’une petite multiplication rectangu-
laire. L’architecture résultante combine ainsi la petite taille d’une approxima-
tion au second ordre et la vitesse d’une approximation au premier ordre, puisque
le chemin critique se compose d’une lecture de table, de la petite multiplication
et d’une addition. La synthèse sur FPGA d’opérateurs pour différentes fonc-
tions et différentes précisions montre que cette méthode est plus performante,
tant en surface qu’en délai, que toutes les méthodes concurrentes précédemment
publiées pour des précisions allant de 12 à 24 bits.
Mots-clés: arithmétique des ordinateurs, fonctions élémentaires en matériel
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1 Introduction
The evaluation in hardware of elementary functions such as sine/cosine, exp, log, or more complex
functions has been an active research subject over the last decade. Applications include digital
signal processing, but also neural networks [15], logarithm number system [5], and the initialization
of Newton-Raphson iterations for hardware division [11] among many others.
The simplest hardware evaluator is a lookup table storing precomputed values. Its size grows
exponentially with the size of the input word, which confines this solution to input precisions
smaller than 10 bits. The table size can be reduced by using a piecewise linear approximation
of the function. The hardware now requires a multiplier [10], but the bipartite trick and its
variations [2, 14, 12, 3] allow to replace the multiplier with an adder, which improves both area
and speed. These methods allow for practical input precisions up to 20 bits. For more precision,
approximations by higher order polynomials are needed [7], using either more multipliers, or
iterations over a single multiplier, with an increased delay. Variations on these higher order
methods include partial product arrays [6], parallel powering units [13, 9], and difference formulas
[8, 1].
This article presents a second order method which involves only one small rectangular multi-
plication. This method is well suited to input precisions from 10 to 24 bits. It is simpler and more
flexible than previous similar work [4], allowing complete automation of the synthesis of operators
for arbitrary functions and arbitrary input and output precision. This scheme also outperforms
the other previously published methods listed above in both area and speed.
Notations
Throughout this paper, we discuss the implementation of a function whose inputs and outputs are
in fixed-point format. We note wI and wO the required input and output size (in bits). Without
loss of generality, we will focus in this paper on functions with both domain and range equal to
[0; 1[. Thus any input word X is written X = .x1x2 · · ·xwI and denotes the value
∑wI
i=1 2
−ixi.
Similarly an output word is written Y = .y1y2 · · · ywO .
2 The SMSO approximation scheme
2.1 General idea
The main idea behind the Single Multiplication Second Order method (SMSO) is to consider a
piecewise degree 2 polynomial approximation of the function f . The input word X is thus split
into two sub-words A and B of respective sizes α and β, with α + β = wI (see Figure 1) :
X = A + 2−αB = .a1a2 · · · aαb1b2 · · · bβ.
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The input domain is split in 2α intervals selected by A. On each of these intervals, f is
approximated by a second order polynomial:
f(X) = f(A + 2−αB)
≈ K0(A) + K1(A) × 2−αB + K2(A) × 2−2α(B − 1−2−β2 )2.
Remark : we need the parabolic component to be centered in the interval so that we can exploit
symmetry later on.
We can then split B into two sub-words B0 and B1 of respective sizes β0 and β1, with β0+β1 = β
(see Figure 1). In other words B = B0 + 2−β0B1. This gives:
f(X) ≈ K0(A)
+ K1(A) × 2−αB0 + K1(A) × 2−α−β0B1
+ K2(A) × 2−2α(B − 1−2−β2 )2.
(1)
We decide to tabulate as follows:
• A Table of Initial Values: TIV(A) = K0(A);
• A Table of Slopes : TS(A) = 2−αK1(A);
• Two Tables of Offsets : TO1(A, B1) = 2−α−β0K1(A) × B1 and TO2(A, B) = 2−2αK2(A) ×
(B − 1−2−β2 )2.
We then have:
f(X) ≈ TIV(A) + TS(A) × B0 + TO1(A, B1) + TO2(A, B)
where there is only one multiplication, the rest being table lookups and additions.
wI
α β
A B
A0 B0
α0 β0
β1
β2
A1
α1
A2
α2
B1
B2
Figure 1: Decomposition of the input word X .
In this scheme so far, the approximation error is only due to the initial polynomial approxima-
tion. Remark, however, that the relative accuracies of the various terms are different, due to the
powers of two in Eq. 1. We may therefore degrade the accuracy of the most accurate terms (the
least significant ones), to align it on the least accurate terms. This is achieved by reducing the
number of bits addressing the various tables, which will reduce their size. Section 3 will quantify
this relation between the approximation error and the various parameters (the function, wI , wO,
α, β, the αi, the βi, and the internal precision used), which determine the table and multiplier
sizes.
• The TS is addressed by A0 = .a1a2 · · · aα0 the α0 ≤ α most significant bits of A.
• The TO1 is addressed by A1 = .a1a2 · · · aα1 the α1 ≤ α most significant bits of A and B1.
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• The TO2 is addressed by A2 = .a1a2 · · · aα2 the α2 ≤ α most significant bits of A, and
B2 = .b1b2 · · · bβ2 the β2 ≤ β most significant bits of B.
Finally, we get the SMSO approximation formula below, which can be implemented as the
architecture depicted Fig. 3:
f(X) ≈ TIV(A) + TS(A0) × B0 + TO1(A1, B1) + TO2(A2, B2)
2.2 Exploiting symmetry
As remarked by Schulte and Stine in [14] in the case of the multipartite method, the tables present
some symmetry. We have TO1(A1, B1) = 2−α−β0K1(A1) × B1, which can be rewritten:
TO1(A1, B1) = 2−α−β0K1(A1) × B1
= 2−α−β0
(
K1(A1) × (B1 − 1−2−β12 ) + K1(A1) × 1−2
−β1
2
)
where the term 2−α−β0K1(A1) × 1−2−β12 can be added to the value of the TIV. This allows
us to use the segment symmetry as depicted in Fig. 2, saving a bit in addressing the TO1 at the
expense of a few XOR gates needed to reconstruct the other half of the segment.
The values of TO2 also present symmetry, which allows to divide its size by two as well. In this
case the output of the table should not be XORed, as TO2 holds an even function (see Fig. 3).
TIV(A)
f
values stored
in the TO1
Figure 2: Example of segment symmetry.
2.3 Architecture
An example of SMSO operator architecture is given Fig. 3. All the table lookups are performed
in parallel. One should also notice that two of the three additions of the adder tree can be
performed in parallel to the multiplication. Therefore the critical path is the TS table lookup, the
multiplication and the last addition.
An important advantage of this scheme is that the multiplier is kept small and rectangular due
to the splitting of B. This will lead to efficient implementation on current FPGA hardware with
fast carry circuitry (and even more efficient if block multipliers are available).
The remainder of this article shows how to choose the numerous parameters introduced here
to ensure a given accuracy bound.
3 Optimisation of SMSO operators
In the following, we want a SMSO architecture to (classically) provide faithful accuracy: The
result returned must be one of the two numbers surrounding the exact mathematical result, or in
other terms, the total error of the scheme should always be strictly smaller than 2−wO . However
all the following is easily adapted to other error bounds. The bound on the global error ε made
by the SMSO operator is the sum of several terms:
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round
xorxor
xor
α β
TO2 TO1
TSTIV
Figure 3: Architecture of the SMSO operator for α = 4, β = 8, α0 = α = 4, α1 = α2 = 2, β0 = 5,
β1 = 3 and β2 = 3
ε = εpoly + εtab + εrt + εrm + εrf ,
where:
• εpoly is the error due to the polynomial approximation, studied in 3.1;
• εtab is the approximation error due to removing bits from the table inputs as shown previ-
ously; It is studied in 3.2;
• εrt and εrf are rounding errors, when filling the tables, the product and the final sum; They
are studied in 3.3;
In the following, we show how these terms can be computed, depending on the design param-
eters. An heuristic for optimising a SMSO operator then consists in enumerating the parameter
space, computing the error for each value of the parameters, keeping only those which ensure
faithul accuracy, and selecting among them the optimal either in terms of speed or of area.
3.1 Polynomial coefficients - εpoly
The coefficients K0(A), K1(A) and K2(A) are computed on each of the 2α intervals as a minimax
approximation based on the Remez algorithm[11]. This method provides us with the 3 coefficients
along with the value of εpoly. To cut the exploration of the parameter space, we may remark that
this error is obviously bounded by the second order Taylor approximation error:
εpoly ≤ 162−3α−3 maxX∈[0;1[ |f ′′′(X)|
3.2 Reducing table input sizes - εtab
Removing α − αi bits from the input of one table means imposing a constant table value over an
interval of size 2α−αi . As the content of the table is usually monotonous, the value that minimises
the error due to this approximation is the mean of the extremal values on this interval, and
the error induced is then the half of the distance between these extremal values, suitably scaled
according to Eq. 1.
The symmetry reduction described in Section 2.2 to halve the size of the TOis entails no
additional approximation error.
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3.3 Rounding considerations - εrt and εrf
Unfortunately, the tables cannot be filled with results rounded to the target precision: Each table
would entail a maximum rounding error of 2−wO−1, exceeding the total error budget of 2−wO .
We therefore fill the TIV and the TOis with a precision greater than the target precision by g0
bits (guard bits). Thus rounding errors in filling one table is now 2−wO−g0−1 and can be made
as small as desired by increasing g0. For consistency of the final summation we chose to round
the output of the multiplier to g0 bits as well, by truncating it and adding half a bit to the value
in the TIV before rounding . Thus the total error due to these four roundings is bounded by
4 × 2−wO−g0−1 = 2−wO−g0+1.
The output of the TS table is not concerned by the previous discussion, and we may control
its rounding error by another number of guard bits g1. This entails another rounding error that
adds up with the summation errors. Finally we have:
εrt = 2−wO−g0+1 + 2−wO−g1−1 .
The final summation is now also performed on g0 more bits than the target precision. Rounding
the final sum to the target precision now entails a rounding error up to εrf = 2−wO−1. A classical
trick due to Das Sarma and Matula [2] allows to improve it to εrf = 2−wO−1(1 − 2−g0).
Note that this discussion has added another two parameters g0 and g1 to the SMSO architec-
ture. Currently, the values of g0 and g1 are computed by trial-and-error, increasing them while
the accuracy bound is not reached.
There is an implicit implementation choice in the previous error analysis, which is that we use
an exact, full-precision multiplier. Another option would be to truncate the multiplier hardware
directly. Our choice is obvious when targetting FPGAs with small multipliers, like the Virtex-II.
It also makes sense in the other cases, as it allows to cleanly express the error as a function of the
parameters. Besides, the expected gain in using a truncated multiplier is less than half the size of
the multiplier, which is itself small compared to the tables as Section 4 will show. Therefore this
choice seems justified a-posteriori.
4 Results
4.1 ROM size, area and delay estimations
In this section we give estimations of area and critical path delay for varying precisions (with
wI = wO) for the following three functions:
• The natural logarithm: log(1 + x) : [0; 1[→ [0; 1[;
• The power of 2: 2x − 1 : [0; 1[→ [0; 1[;
• The sine: sin(π4 x) : [0; 1[→ [0; 1[.
Function log(1 + x) sin x
Precision (wI = wO) 16 bits 20 bits 24 bits 16 bits 20 bits 24 bits
Multiplier bit size 6 × 9 8 × 14 10 × 16 6 × 12 8 × 14 10 × 15
not using area (slices) 162 406 1400 133 372 1293
block multipliers delay (ns) 19 20 24 18 20 24
using area (slices) 135 349 1318 98 315 1218
block multipliers delay (ns) 16 18 20 16 18 20
Table 1: Impact of using the Virtex-II 18 × 18 block multipliers.
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Figure 4: Area and delay of some SMSO operators (without using block multipliers).
These estimations were obtained using Xilinx ISE v5.2 for a Virtex-II XC2V1000-4 FPGA. We
performed synthesis with and without using the small multipliers embedded in those FPGAs, to
compare our results with those of other published works. Only results for combinatorial operators
are detailed, as the estimations for pipelined circuits present only slight differences.
Fig. 4(a) shows that the combined size of the four tables (TIV, TS and TOis) grows expo-
nentially with the precision, as expected for a table-based method. Fig. 4(b) closely resembles
Fig. 4(a), which indicates that the adders and multiplier contribute only by a small amount to the
overall area of the operators. This fact is also underlined by Table 1, which studies the impact on
area and delay of using block multipliers: the difference in area corresponds roughly to the area
of the multiplier implemented in slices.
Fig. 4(c) shows that the delay of the SMSO operators grows linearly with the precision, as it is
dominated by the table lookup delay which is logarithmic in the size of the tables. For precisions
up to 24 bits, the SMSO operators can run at frequencies higher than 33 MHz. Pipelined designs
in 3 to 4 stages have been successfully tested at 100 MHz. Table 1 shows that using the small
multipliers provided by Virtex-II FPGAs speeds up the whole circuit by 10 to 20%.
As a conclusion, implementing these operators on FPGAs provided with small multipliers will
bring improvements in both area and speed, but performance is still very close without embedded
multipliers, so the method is also well-suited to multiplier-less FPGA families.
4.2 Comparison with previous works
We first compare our SMSO scheme to the state of the art in multipartite method by de Dinechin
and Tisserand [3]. Table 2 shows that, thanks to its 2nd-order approximation, a SMSO operator is
always much smaller than its (first-order) multipartite counterpart. On Virtex FPGAs, this gain
in size also allows our method to outperform the multipartite method in terms of delay, despite
the multiplier in the critical path where the multipartite scheme have only additions.
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Function sinx 2x − 1
Precision (wI = wO) 8 bits 12 bits 16 bits 20 bits 24 bits 16 bits
Multipartite table size (bits) — — 7808 — 189440 8704
area (slices) 19 76 258 1209 4954 283
delay (ns) 17 18 24 34 43 23
SMSO table size (bits) 134 704 2304 10112 44800 3968
area (slices) 28 59 133 372 1293 173
delay (ns) 14 17 18 20 24 19
Table 2: Compared table size, area and delay of the multiparitite table method [3] and of the
SMSO for the sinx and 2x − 1 functions.
We also compare our method to the lookup-multiply units developed by Mencer et al. in [10].
The results they publish are obtained on XC4000 FPGAs, which prevents comparing delays. As
XC4000 CLBs can be compared to Virtex-II slices, Table 3 shows that the SMSO operators are
much smaller than lookup-multiply units, which actually seem less efficient than multipartite ones.
Precision (wI = wO) 8 bits 12 bits 16 bits 20 bits 24 bits
Lookup-multiply area (XC4000 CLBs) 80 180 560 2000 8900
SMSO area (Virtex-II slices) 27 62 162 406 1400
Table 3: Area compared to the lookup-multiply method [10] for the log(1 + x) function.
Finally, we want to compare the SMSO scheme with the faithful powering computation de-
veloped by Piñero et al. in [13], once again implemented on XC4000 FPGAs. Their method
uses a squarer unit and a multiplier to compute a second-order approximation, which is probably
more generally applicable than what they publish: Their architecture is hand-crafted for powering
functions with a precision of 23 bits. Their area estimation (1130 slices, but it is unclear for
which function) is roughly the same as those of our method (about 1000 slices, depending on the
function), but their critical path is larger, as their operator performs all the additions after the
multiplications. Besides the strong point of our method here is its flexibility.
5 Conclusion
We have presented a new scheme for elementary function approximation, based on a piecewise
degree 2 minimax approximation involving only one small rectangular multiplication. The method
is simple and leads to architectures well suited to modern FPGAs, is suitable for any function
and any precision, and performs better in terms of area and speed than all previously published
methods for hardware function evaluation in the precision range 12-24 bits. For smaller precisions,
a simple table or the multipartite method may be more efficient.
The current weakness of our work is that the choice of the many parameters does not involve
an exhaustive exploration of the parameter space depicted in Section 3: our current heuristic finds
an architecture that ensures correct rounding, but does not guarantee it is the most efficient one.
Therefore the full flexibility of the method is not exploited, as illustrated by the similarities of the
graphs for the three functions on Fig. 4. Our efforts now concentrate on the design of an efficient
heuristic for exploring this parameter space. Of course, this can only improve our results. If block
multipliers are available, their metrics should be taken into account in our heuristic.
This work will also lead to improvements in our LNS operator library [5].
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